The interface trap generation ͑⌬N it ͒ and fixed oxide charge buildup ͑⌬N ot ͒ under negative bias temperature instability ͑NBTI͒ of p-channel metal-oxide-semiconductor field-effect transistors ͑pMOSFETs͒ with ultrathin ͑2 nm͒ plasma-nitrided SiON gate dielectrics were studied using a modified direct-current-current-voltage method and a conventional subthreshold characteristic measurement. Different stress time dependences were shown for ⌬N it and ⌬N ot . At the earlier stress times, ⌬N it dominates the threshold voltage shift ͑⌬V th ͒ and ⌬N ot is negligible. With increasing stress time, the rate of increase of ⌬N it decreases continuously, showing a saturating trend for longer stress times, while ⌬N ot still has a power-law dependence on stress time so that the relative contribution of ⌬N ot increases. The thermal activation energy of ⌬N it and the NBTI lifetime of pMOSFETs, compared at a given stress voltage, are independent of the peak nitrogen concentration of the SiON film. This indicates that plasma nitridation is a more reliable method for incorporating nitrogen in the gate oxide.
I. INTRODUCTION
The negative bias temperature instability ͑NBTI͒ of p-channel metal-oxide-semiconductor field-effect transistors ͑pMOSFETs͒ is a critical reliability issue for state-of-the-art ultralarge-scale integration circuits, and it is becoming even more critical as the gate dielectric thickness is further scaled down and nitrogen is incorporated in the gate oxide. 1 The degradation of device parameters ͑e.g., threshold voltage, transconductance, saturation current, and leakage current͒ is widely accepted to be caused by interface trap ͑including fast-state interface trap Si 3 w Si• and slow-state interface trap O 3 w Si•͒ generation ͑⌬N it ͒ and/or fixed oxide charge buildup ͑⌬N ot ͒ due to the dissociation of Si-H bonds at or near the SiO 2 / Si interface and to the diffusion of broken H-related species ͑X͒: [2] [3] [4] Si 3 w Si-H + h + ↔ Si 3 w Si• + X interface , ͑1͒
X interface ← ͑diffusion͒ → X bulk + . ͑3͒
The species X diffuses into the gate dielectric and a positive charge is generated. According to this model, ⌬N it generated during the negative bias temperature ͑NBT͒ stress is equal to ⌬N ot . This prediction is confirmed by some reports in the literature, e.g., Blat et 4 However, contrary observations are also reported, [5] [6] [7] [8] e.g., absence of a correlation between ⌬N ot and ⌬N it ͑Refs. 5 and 6͒ or negligible ⌬N ot as compared to ⌬N it for ultrathin gate dielectrics. 7, 8 To clarify the problem, N it and N ot must be measured accurately and independently. Conventionally, ⌬N ot is monitored using a midgap voltage ͑V mg ͒ shift to be extracted from a I-V ͑Ref. 4͒ or C-V ͑Ref. 5͒ measurement. However, as described below, obtaining an accurate ⌬V mg value is difficult, especially for an ultrathin gate dielectric. Recently, a direct-current-current-voltage ͑DCIV͒ method was developed to measure ⌬N it from the DCIV peak height and ⌬N ot from the peak position shift. 9, 10 The method can be used for an ultrathin gate dielectric at arbitrary temperatures after a simple modification to reduce the gate tunneling effect.
11
On the other hand, an oxynitride ͑SiON͒ layer has been widely adopted as a gate dielectric in state-of-the-art devices to suppress boron penetration and to increase the dielectric constant. However, as has been pointed out, incorporating nitrogen in the gate oxide can reduce the NBTI activation energy 12 and/or provide more reaction sites, 4 which can be translated to a reduction in the NBTI lifetime. NBT-stressinduced ⌬N it and ⌬N ot were reported to increase significantly with increasing nitrogen concentration for NO-annealed nitrided devices. 13 Recently, plasma-nitridation was recognized to reduce the nitrogen-induced NBTI enhancement due to the removal of the nitrogen peak position from the SiO 2 /Si interface. 14 However, the quantitative impact of nitrogen concentration on NBTI for plasma-nitrided dielectrics has not been reported yet. In our research, NBT-stress-induced ⌬N it and ⌬N ot were studied using the modified DCIV method and were compared a͒ with the data extracted from the conventional I-V method. The nitrogen concentration dependence of plasma-nitrided devices on NBTI was also studied.
II. EXPERIMENTAL DETAILS
p-channel MOSFETs with lightly doped source/drain structures and p + -polycrystalline Si gate electrode were fabricated on n wells of p-Si͑100͒ substrates using a standard complementary metal-oxide-semiconductor ͑CMOS͒ process. 15 Approximately 2 nm base gate-SiO 2 was formed by rapid thermal oxidization, followed by a plasmanitridation procedure to introduce nitrogen into the oxide. The nitrogen peak is around the upper half of the SiO 2 layer toward the poly-Si/ SiO 2 interface, and the concentrations are 9%, 12%, and 15% for samples 1, 2, and 3, as estimated using secondary-ion-mass-spectroscopy ͑SIMS͒ analysis. 16 The corresponding equivalent oxide thicknesses ͑EOT͒ are 2.22, 2.17, and 2.12 nm, as extracted from a 100 kHz C-V measurement. Devices with gate lengths of 2 m and widths of 10 m were tested. The I d -V g curves for these three samples measured at V d = −0.1 V are shown in Fig. 1 , in which the threshold voltages ͑V th ͒ are read to be −0.58, −0.67, and −0.73 V. The difference in V th is mainly due to the boron penetration because higher nitrogen concentration can more effectively suppress the boron penetration.
During the NBT stress, the gate electrode was biased at a constant voltage, while the source, drain, and n-well ͑bulk͒ electrodes were grounded. The devices were kept at a temperature ranging from room temperature to 150°C, with a stability of ±1°C. The stress was interrupted at predetermined moments to sequentially measure the I d -V g and DCIV at the stress temperature.
III. RESULTS AND DISCUSSION

A. Interface trap density versus subthreshold swing
The DCIV measurements were performed by measuring the bulk current ͑I b ͒ at a forward bias of the source ͑drain͒-well junction ͑V e = V s = V d Ͼ 0,V b =0͒ and subsequently at zero bias ͑V e =0͒ as a function of V g , as depicted in Fig. 2͑a͒ . The modified DCIV current ͑I DCIV ͒ is obtained using I DCIV = I b ͑V e Ͼ 0͒ − I b ͑V e =0͒ to reduce the direct-tunneling-current effect of the ultrathin gate dielectric.
11 Figure 2͑b͒ shows the modified DCIV curves of sample 2 before and after NBT stress from 10 to 31 200 s, with a clear peak at a certain V g ͑denoted as V peak ͒. The DCIV peak height above the base line ͑⌬I DCIV ͒ is approximately proportional to the effective interface trap density ͑N it ͒:
where = ͱ n p , n , and p are the electron and hole capture cross sections, q is the electronic charge, n i is the intrinsic carrier concentration, v th is the thermal velocity, k is Boltzmann's constant, T is the temperature in Kelvin, and n is a factor around 1.7-1.8. It has been confirmed that N it extracted from the above formula is independent of the measurement temperature. 11 The NBT-stress-induced interface trap generation is calculated as
On the other hand, the stress-induced ⌬N it is related to the change of the subthreshold swing ͑⌬S͒ by the following formula:
where S 0 = S͑fresh͒ is the subthreshold swing before stress, C ox is the gate oxide capacitance, C D is the depletion capacitance, and ⌬E it is the energy width of the interface trap distribution. The corresponding I d -V g curves of sample 2 before and after NBT stress from 10 to 31 200 s are shown in Fig. 3 .
pMOSFETs with plasma-nitrided SiON gate dielectrics having peak nitrogen concentration of 9% ͑S1͒, 12% ͑S2͒, and 15% ͑S3͒.
FIG. 2. ͑a͒
Configuration for DCIV measurement. ͑b͒ Modified DCIV curves of sample 2 before ͑fresh͒ and after NBT stress at V g = −2.59 V for 10, 30, 100, 200, 400, 700, 1200, 2200, 4200, 7200, 13200, 21200, and 31200 s, stressed and measured at 125°C.
The S values are extracted by linearly fitting the curves at a range of I d between approximately 2 ϫ 10 −9 and 2 ϫ 10 −8 A. The correlation between ⌬N it and ⌬S / S 0 is almost linear, independent of the stress voltage, as shown in Fig. 4 . The correlations for different samples are compared in Fig. 5 . The data for each sample are dropped around a line through zero. From the slope of these lines, EOT can be estimated from C ox according to Eq. ͑6͒. Here we simply assume that ⌬E it = E g /2 ͑where E g is the Si energy gap͒ and C D is independent of stress. The values are approximately 3.0, 2.6, and 2.1 nm for samples 1, 2, and 3, in rough agreement with those extracted from the C-V measurement, indicating that the ⌬N it value extracted from the modified DCIV measurement has a relatively high degree of accuracy.
B. DCIV peak position versus midgap voltage
Interface traps are commonly believed to be acceptorlike in the upper half of the band gap and donorlike in the lower half, so all interface traps are neutral when the Si surface Fermi level E Fs is at the middle energy E i , 1 namely, at V g = V mg . Therefore, the V mg shift ͑⌬V mg ͒ is only due to the stress-induced oxide charges ͑⌬N ot ͒ as ⌬N ot = C ox ⌬V mg / q.
Conventionally, V mg can be measured from C-V ͑Ref. 5͒ or I d -V g curves. 4, 18 Using the C-V measurement requires a relatively large area and is adversely affected by large gate leakage current of the ultrathin gate dielectric, resulting in a large experimental error for our samples. In the I d -V g method, the midgap current ͑I mg ͒ is calculated by substituting the surface potential ⌿ s = ͑kT / q͒ln͑N D / n i ͒ into the subthreshold current equation: 17, 18 
where eff is the effective hole mobility, a is a parameter, and N D is the channel doping concentration. When I mg is calculated, the V mg value can be read from the extrapolation of the linear fitting of the log͑I d ͒ vs V g curves ͑Fig. 3͒. 18 The difficulty of the method is to estimate the eff value because it depends on the interface trap density N it . In this paper, an ideal value ͑approximately 400 cm 2 /V s͒ is used without taking the N it effect into account for simplicity; thus systematic error is expected for the estimated V mg value.
In the DCIV measurement, the electron-hole recombination at the SiON / Si interface reaches a maximum at which n N s Ϸ p N p , where N s and P s are the surface concentrations of the electrons and holes. 10, 19 Because n Ϸ p , V peak corresponds to the case where N s Ϸ P s , namely, E Fs is close to E i at V peak . Therefore, the shift of ⌬V peak is mainly due to the oxide charges. Note that V peak , which is dependent on V e , is different from V mg , which corresponds to the case where V e = ͑=V s = V d ͒ = 0 because the channel potential is modified by the source/drain bias V e during the DCIV measurement.
The relationship between ⌬V peak and ⌬V mg is shown in Fig. 6 . All data are dropped roughly around the line of ⌬V peak = ⌬V mg . The relatively large deviation arises from the uncertainty of I mg as mentioned above and from the broad DCIV peak as shown in Fig. 2 due to the interface trap spatial and energy-level distributions. 10 Nevertheless, ⌬V peak can be used as a rough, simple, and direct indicator of the stress-induced oxide charges. 
C. Time evolutions of ⌬V th , ⌬N it , and ⌬V peak
The evolution of ⌬V th over time for sample 2 stressed at different voltages is shown in Fig. 7 . V th is read from the I d -V g curves ͑Fig. 3͒ with a criterion of I d = 0.5 A. Consistent with other reports, ⌬V th has a power-law dependence on stress time,
where C and n are fitting parameters. By linearly fitting the experimental data, the exponent n under low V g stresses is found to be around 0.24. At a stress of −3.1 V , n is slightly large ͑0.26͒ at the earlier stress times, and then the slope decreases, showing a saturation effect after longer stress times. The corresponding ⌬N it time evolutions for sample 2 are shown in Fig. 8 . They follow the power-law dependence at stress times less than approximately 1000 s, with n around 0.29. The slope continues to decrease with increasing stress time. With increasing ͉V g ͉, the deviation from the power-law dependence starts at earlier stress times. This saturation trend at the longer stress times can be explained by the finite Si-H bond number at the SiO 2 / Si interface and the distribution of Si-H bond energies. Based on this assumption, the interface trap generation can be approximately expressed as 20 ⌬N it = N it-max ͩ1−
where N it-max , , and ␣ are fitting parameters, and all depend on V g ͑or the oxide field E ox ͒. The experimental data can be perfectly fitted in the whole stress region using Eq. ͑9͒, as shown in Fig. 8 .
The DCIV peak shift ⌬V peak as a function of stress time and the fitting lines based on Eq. ͑8͒ are shown in Fig. 9 . The exponent n is around 0.27. At the earlier stress times under low V g stresses, ⌬V peak is much smaller than that predicted by the power-law dependence. With increasing stress time, it follows the power-law dependence, and the saturation effect occurs at the longer stress times of the −3.1 V stress. The same is true for ⌬V th .
The other two samples show similar ⌬V th , ⌬N it , and ⌬V peak time evolution behaviors. Based on the above findings, the NBTI scenario can be briefly described as follows. In the earlier stress stages, ⌬N it follows the power-law dependence while ⌬N ot is negligible, and not all the released species X seem to form positive charges during reactions ͑1͒ and ͑2͒. With increasing stress time, the generation rate of ⌬N it declines continuously, showing a saturation trend at the longer stress times, while ⌬N ot still follows the power-law dependence, so the relative contribution of ⌬N ot to ⌬V th increases. The ⌬N it saturation effect can be explained by the limited number of Si-H bonds at the SiO 2 / Si interface and the distribution of the Si-H activation energy, 20 and may also be ascribed to the gradual decrease of electrical field at the oxide/ Si interface due to a positive charge buildup in the oxide and to the gradual increase in favorability of the reverse reaction ͑1͒ due to increasing N it . 21 Increasing ͉V g ͉ can increase the consumption rate of the Si-H bonds so that the ⌬N it saturation appears at an earlier stress time. The delay of the ⌬N ot saturation as compared to that of ⌬N it may be attributed to the continuous dissociation of O 3 w Si-H bonds in the oxide far from the interface even after the interfacial Si-H bonds have been substantially consumed. Because these O 3 w Si• defects can be positively charged by capturing holes or H + and the trapped charges cannot communicate with Si surface carriers by tunneling, the defects behave as fixed oxide charges, not as slow-state interface traps. When the O 3 w Si-H bonds in the SiO 2 layer are mostly consumed, ⌬N ot becomes saturated.
D. Nitrogen concentration dependence
The temperature dependence of ⌬V th for devices with various peak nitrogen concentration and their corresponding ⌬N it temperature dependences are shown in Figs. 10 and 11 . The devices were stressed at V g = −2.4 V for 1000 s. For ⌬N it , the Arrhenius plots show good linearity, and the thermal activation energy ͑E a ͒ can be extracted as 0.176 eV. On the other hand, the linearity of ⌬V th is quite poor. There seems to exist two E a 's: approximately 0.083 eV at low temperatures and approximately 0.161 eV at high temperatures. The latter and E a of ⌬N it are similar to those reported in literature. 4, 12 The different E a values were also observed by Huard et al. They reported that E a of ⌬V th is 0.063 eV and that of ⌬N it is 0.156 eV. 20 Our E a result implies that the interface trap generation dominates in the high-temperature range, while the positive charge creation due to hole trapping and/or X + species diffusion into the dielectric dominates in the low-temperature range because it has lower activation energy.
The lifetime of devices as a function of the stress voltage V g is shown in Fig. 12 . The lifetime is defined using a criterion of ⌬V th = 50 mV. Contrary to our expectation, the lifetime at a given V g and the above E a values seem to be independent of the nitrogen concentration or, at least, the NBTI enhancement due to the increase of the peak nitrogen concentration from 9% to 15% is under the measurement limit. As has been pointed out, the NBTI enhancement is mainly induced by interfacial nitrogen, rather than by nitrogen in the bulk dielectric. 4, 12 The absence of nitrogen dependence for our plasma-nitrided samples may arise from the fact that the peak nitrogen concentration is around the upper half of the dielectric, so the difference in the interfacial nitrogen concentration at the SiON / Si interface is quite small for these three samples, as observed in the SIMS analysis. 16 Therefore, the nitrogen concentration in the plasma-nitrided SiON layer can be further increased without sacrificing the NBTI lifetime.
IV. CONCLUSION
The modified DCIV method is used to monitor and separate the time evaluation of NBT-stress-induced interface traps and oxide charges of p-MOSFETs with ultrathin gate dielectrics. During the NBT stress, ⌬N ot is not linearly related to ⌬N it . At the earlier stress times, ⌬N it dominates, and at the longer stress times, it deviates from the power-law dependence in time, showing a saturation effect. Increasing the nitrogen concentration of the plasma-nitrided SiON gate dielectric from 9% to 15% has not detectably enhanced the NBTI, while the suppression of boron penetration and the EOT reduction have been significantly improved, indicating that plasma nitridation is a superior method to fabricate the SiON gate dielectric in the viewpoint of NBTI reliability.
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